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Abstract. If the system under test interacts with its environment at
physically distributed ports, there is a separate independent tester at
each port, and there is no global clock then we are testing in the dis-
tributed test architecture. It is known that the distributed test archi-
tecture can lead to additional controllability problems in which a tester
cannot know when to send an input and this has led to most test gen-
eration techniques aiming to produce controllable test cases. However,
there may be no controllable test case that achieves a given objective.
This paper introduces the notion of a test section, in which each tester
has a fixed input sequence to apply and there is no attempt to synchro-
nise the testers. It defines the notion of a test section being convergent
and shows how convergent test sections can can be used as the basis of
a less restrictive form of controllability.
1 Introduction
Software testing has traditionally been represented as a process in which a single
tester synchronously interacts with the system under test (SUT). However, test-
ing does not operate in this way if the SUT has multiple physically distributed
interfaces (ports) at which it interacts with its environment; one might then have
one local tester at each interface. For example, when testing the implementation
of a layer of a communications protocol there might be one local tester that
acts as the layer above the SUT and a second local tester that sits on a differ-
ent machine [21, 4, 5]. More generally, if the SUT has multiple ports then there
might be a separate tester at each port. If these testers do not synchronise their
actions and there is no global clock then we are testing in the ISO standardised
distributed test architecture [14].
Most work on formal testing in the distributed test architecture uses multi-
port finite state machine (FSM)models [21, 4, 5] in which a transition is triggered
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by an input, produces up to one output at each port, and possibly changes the
state. We also use this approach, of assuming that the specification is a multi-
port FSM, and we use the term FSM for such models. Note, however, that
some work has explored more general types of models in which, for example, a
transition can be labelled by a partially-ordered multi-set of actions [7, 1, 18, 19].
Previous work has shown that the distributed test architecture changes the
nature of testing. Let us suppose that we wish to start a test sequence with input
x1 at port 1, this should lead to output y1 at port 1 and we wish to follow this
with input x2 at port 2. We might implement this using a test case t in which the
tester t1 at port 1 applies x1 and the tester t2 at port 2 applies x2. Since we are
testing in the distributed test architecture, tester t2 does not observe the input
or output at port 1 and so cannot know when to supply x2. Thus, if we use the
test case t then we cannot guarantee that the inputs arrive in the correct order;
this introduces non-determinism into testing even if the SUT is deterministic.
This situation is normally called a controllability problem [21, 4, 5]; if a test case
has no controllability problems then it is controllable. Controllability problems
can lead to situations in which we cannot know whether a test objective has
been achieved and also make it more difficult to debug a faulty system and trace
failures back to requirements. As a result, almost all work in distributed testing
aims to produce controllable test cases (see, for example, [21, 4, 5, 16, 23, 13]).
While there are test generation algorithms that produce controllable test
cases from FSMs, these have inherent limitations. In particular, one can con-
struct an FSM M such that controllable testing can achieve very little. Con-
sider, for example, the fragment of an FSM shown in Figure 1. Here, the label
xp/(yq, yr) on an arc means that the input is xp at port p and the output is
yq at port q and yr at port r, with − denoting no output at the corresponding
port. If an input sequence starts with x2 then there is no change in state and the
resultant output is at port 2 only. Thus, for a test sequence to be controllable we
require that the next input is at port 2, since only the tester at port 2 observed
the previous input and output. It is straightforward to see that this situation
continues and so any controllable test case that starts with x2 cannot contain x1
and only visits state s0. If we now consider a test case that starts with x1, the
first input takes the FSM to state s1 and produces y1 at port 1 only. Therefore,
for a test sequence to be controllable, the next input must be at port 1. How-
ever, if we apply x1 then the FSM returns to s0 and produces output at port 1
only. Thus, any controllable test case that starts with x1 cannot contain x2 and
only visits s0 and s1. Hence, if an FSM is of the form shown in Figure 1 then
controllable testing can only visit s0 and s1 irrespective of how many states the
FSM has.
There are several ways in which one might try to tackle the above prob-
lem. One approach is for the testers to synchronise actions through message
exchange [2, 20]. When feasible, this allows controllability problems to be over-
come and provides a general solution. However, this requires a network to be
introduced and so can make testing more expensive. Message latency might also
lead to situations in which a test case cannot be executed since it has timing
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Fig. 1: Part of an FSM where controllable testing achieves little
constraints. A second line of work aims to allow one to reason about what can
be achieved in controllable testing [8]. In particular, it is possible to construct
an FSM χmin(M) from the specification FSM M such that the transitions of
χmin(M) are those that can be executed in controllable testing and it is possible
to construct a non-deterministic FSM χmax(M) such that controllable testing
can show that an SUT is faulty if and only if there are traces of the SUT that are
not in the language defined by χmax(M). One can use χmin(M) and χmax(M)
to reason about the potential effectiveness of controllable testing. If the tester
decides that controllable testing is sufficiently powerful then they can use a re-
cently developed technique that generates a test suite that achieves as much as
possible given the constraint that testing is controllable [10]. It is also possible
to abandon the restriction that we use controllable test cases. However, as noted
above, there are good practical reasons for using controllable test cases and it
has also been shown that test generation problems, such as finding a prefix of a
test case that is guaranteed to takeM to a given state s, become undecidable [9].
Consider now the part of an FSM, with three ports, shown in Figure 2. If
testing starts with input x1 then a controllable test case can then apply input
at any port. There are two paths that take the FSM from s1 to s4: one has label
x2/(y1, y2,−)x3/(y1, y′2, y
′
3) and the other has label x3/(−,−, y3)x2/(y1, y
′
2, y
′
3).
Both of these are uncontrollable: in the first case the tester at port 3 does not
observe input or output from the transition with label x2/(y1, y2,−) and in the
second case the tester at port 2 does not observe input or output from the
transition with label x3/(−,−, y3). However, if we just require that the tester
at port 2 sends input x2 and the tester at port 3 sends input x3 then state s4
is reached irrespective of the order in which the inputs are supplied. Thus, even
though a corresponding test case is not controllable, we do know that it reaches
s4, with this situation being similar to partial order reduction (see, for example,
[6]). In addition, the testers at ports 2 and 3 know when s4 has been reached
since at this point they receive particular outputs (y′2 at port 2, y
′
3 at port 3).
Testing can thus continue with one of these testers applying an input in state
s4. In contrast, if one considers the two paths then in one case the tester at port
1 observes y1 and in the other the tester at port 1 observes y1y1. If the tester at
port 1 observes y1 then there are two possible explanations and the state is either
s2 or s4. As a result, one cannot guarantee that the tester at port 1 knows when
s4 has been reached. This paper formalises and extends these ideas, showing how
one can relax controllable testing while retaining some of its benefits.
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Fig. 2: Part of an FSM with controllability problems
The rest of the paper is structured as follows. We start in Section 2 by defining
FSMs and the notation used. Section 3 shows how we can relax the notion of
controllability. Section 4 then considers computational complexity issues and a
bounded form. Finally, Section 5 draws conclusions and discusses related work.
2 Preliminaries
This paper concerns the testing of a state-based system and, as such, we will
reason about sequences of inputs and outputs. In testing the SUT will receive a
sequence of inputs and there will be a resultant sequence of input/output pairs,
called an input/output sequence or trace.
Definition 1. We let X be the set of inputs of the SUT and Y the set of outputs
of the SUT. Given x ∈ X and y ∈ Y , the corresponding input/output pair x/y
represents the SUT producing output y in response to input x.
A trace is a (possibly empty) sequence of input/output pairs. The trace that
has input/output pair x1/y1 followed by x2/y2, . . . , and finally xk/yk will be
represented using either x1/y1 x2/y2 . . . xk/yk, x1x2 . . . xk/y1y2 . . . yk, or x¯/y¯
where x¯ = x1x2 . . . xk and y¯ = y1y2 . . . yk.
Given a sequence a¯ and an element a we let a · a¯ denote the sequence in which
a is followed by a¯. Given a sequence a¯ = a1 . . . ak, with k ≥ 0, we will let pre(a¯) =
{a1 . . . ai|0 ≤ i ≤ k} denote the set of prefixes of a¯ and we use ǫ to represent the
empty sequence. Given a set A of sequences, pre(A) =
⋃
a¯∈A{pre(a¯)}.
Since a trace is a sequence of input/output pairs, all prefixes of traces are
also traces and so
pre(x1/y1 x2/y2 . . . xk/yk) = {x1/y1 x2/y2 . . . xi/yi|0 ≤ i ≤ k}
Work on testing from an FSM in the distributed test architecture has used
multi-port FSMs. In such an FSM, there is a finite set of ports, which represent
the interfaces at which the SUT interacts with its environment. We let P denote
the set of (m) ports, with {1, . . . ,m} denoting the names of the ports. If an
input is received in a multi-port FSM then this triggers a transition, which can
lead to a change in state and at most one output being produced at each port.
Definition 2. A multi-port FSMM withm ports is defined by a tuple (S, s0, X, Y, δ, λ)
in which:
– S is the finite set of states of M .
– s0 ∈ S is the initial state of M .
– X = X1 ∪ . . .∪Xm is the finite input alphabet of M , where for 1 ≤ p ≤ m,
Xp is the input alphabet at port p and for all 1 ≤ p < q ≤ m we have that
Xp ∩Xq = ∅.
– Y = (Y1 ∪ {−})× . . .× (Ym ∪ {−}) is the output alphabet of M , where for
1 ≤ p ≤ m, Yp is the output alphabet at port p, − denotes no output, and
for all 1 ≤ p < q ≤ m we have that that Yp ∩ Yq = ∅. In addition, the inputs
and outputs are disjoint and so X ∩ ∪1≤p≤mYp = ∅.
– δ is the (total) next state function of type S ×X → S.
– λ is the (total) output function of type S ×X → Y .
If M receives input x when in state s then it moves to state s′ = δ(s, x) and
outputs an m-tuple y = λ(s, x). This defines a transition t = (s, s′, x/y). We let
T denote the set of transitions of M . When we refer to actions, a subscript will
denote the port at which it is observed and a superscript will denote its position
in a sequence.
The functions δ and λ can be extended in the usual way to deal with se-
quences of inputs. Specifically, given a state s ∈ S and a sequence of inputs
x¯ = x1x2 · · ·xn we define δ(s, x¯) as δ(δ((· · · δ(δ(s, x1), x2) . . .), xn−1), xn), that
is, the state reached after following the sequence x¯ and we define λ(s, x¯) as
λ(s, x1) · λ(δ(s, x1), x2) · . . . λ(δ((· · · δ(δ(s, x1), x2), . . .), xn−1), xn), that is, the
sequence of tuples of outputs observed after following the sequence x¯.
A path ofM is a sequence ρ = (s1, s2, x1/y1)(s2, s3, x2/y2) . . . (sk, sk+1, xk/yk)
of consecutive transitions. We let x1/y1x2/y2 . . . xk/yk denote the label of ρ.
The requirement that the alphabets at the ports are pairwise disjoint is not
a restriction since one can label inputs and outputs with port numbers. We will
use the term FSM for multi-port FSMs and the term single-port FSM for FSMs
with one port. Note that our FSMs are deterministic: the current state and input
received uniquely determine the next state and output produced. Most work on
testing from single-port FSMs has concerned such deterministic machines (see,
for example, [3, 15, 17]), as has almost all work on distributed testing from FSMs
(see, for example, [21, 4, 5, 16, 23, 13]).
Next we introduce notation to project the actions of an input sequence or a
trace onto a port.
Definition 3. Given a sequence x¯ ∈ X∗ and a port p, the projection πp(x¯) of x¯
at port p can be inductively defined as follows:
πp(x¯) =


ǫ if x¯ = ǫ
x′ if x¯ = x · x′ ∧ x 6∈ Xp
x · πp(x
′) if z¯ = x · x′ ∧ x ∈ Xp
Definition 4. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P such that
|P | = m. Given an input/output sequence z¯ and a port p, the projection πp(z¯)
of z¯ at port p can be inductively defined as follows:
πp(z¯) =


ǫ if z¯ = ǫ
z′ if z¯ = x/(y1, . . . , ym) · z
′ ∧ x 6∈ Xp ∧ yp = −
x · πp(z
′) if z¯ = x/(y1, . . . , ym) · z
′ ∧ x ∈ Xp ∧ yp = −
yp · πp(z
′) if z¯ = x/(y1, . . . , ym) · z
′ ∧ x 6∈ Xp ∧ yp 6= −
x · yp · πp(z
′) if z¯ = x/(y1, . . . , ym) · z
′ ∧ x ∈ Xp ∧ yp 6= −
We say that πp(z¯) is a local trace.
Given an input/output pair x/y, ports(x/y) = {p ∈ P |πp(x/y) 6= ǫ} denotes
the set of ports involved in x/y. Given transition t = (si, sj , x/y), ports(t) =
ports(x/y) and port(x) denotes the port p ∈ P such that x ∈ Xp.
Note that we have overloaded πp and ports: the first one was previously
used to project sequences of inputs and the second one denotes both the ports
involved in an input/output pair and in a transition.
Let us suppose that the input sequence x1 . . . xk leads to output sequence
y1 . . . yk when applied to M . In order for x1 . . . xk to be controllable [2, 22, 11]
we require that the tester that applies xi knows when to send xi and that this
is the case for all 1 < i ≤ k. If the tester at p sends xi (p = port(xi)) then it
knows when to send xi if it observed the previous transition and this is the case
if either xi−1 is at port p or yi−1 has non-empty output at port p.
Definition 5. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P . Trace
x1/y1 x2/y2 . . . xk/yk is controllable if port(xi) ∈ ports(xi−1/yi−1) for all 1 <
i ≤ k. Further, input sequence x1 . . . xk is controllable if x1 . . . xk/λ(s0, x1 . . . xk)
is controllable and a path is controllable if its label is controllable.
Previous work [12] showed how a directed graph G(M) can be produced from
FSM M such that the paths of G(M), from the vertex representing the initial
state ofM , correspond to the controllable paths ofM . The construction of G(M)
is based on the following concepts.
Definition 6. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P . For each
state s ∈ S and port p ∈ P we denote by Departp(s) the set of transitions
of M whose starting state is s and whose input is at port p, that is, the set
{(s, s′, x/y) ∈ T |x ∈ Xp}. For each state s and set P ⊆ P of ports we denote
by ArriveP (s) the set of transitions whose ending state is s and that involve the
set P of ports, that is, the set {(s′, s, x/y) ∈ T |ports(x/y) = P}.
In order to ensure controllability, transitions belonging to ArriveP (s) can
only be followed by input at a port p if p ∈ P . Thus, given transitions τ =
(s1, s2, x/y) and τ
′ = (s2, s3, x
′/y′), we can follow τ by τ ′ without causing con-
trollability problems if port(x′) ∈ ports(x/y). It is straightforward to see that if
τ ∈ ArriveP (s2) then we can follow τ by τ ′ in controllable testing if and only if
there is some p ∈ P such that τ ′ ∈ Departp(s2). We will use these properties to
construct the desired graph.
Definition 7. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P . The graph
G(M) = (V,E) provides all the controllable sequences contained in M . The
vertex set of G(M) is defined in two steps. First, we define an auxiliary vertex
set as follows:
1. vPs0 is in Vaux.
2. For all s ∈ S and P ⊆ P we include vPs in Vaux if Arrive
P (s) 6= ∅.
Edge set E is defined by: for each t = (s, s′, x/y) ∈ T and vPs ∈ Vaux with
port(x) ∈ P we include in E the edge (vPs , v
Pt
s′ , x/y) where Pt = ports(x/y).
Finally, V is the subset of Vaux that includes all the nodes reachable from v
P
s0
.
The notion of path (see Definition 2) can also be used with graphs: a path
is a sequence of consecutive edges. The vertex vPs0 (the initial vertex ) represents
the situation in which the first input has not yet been applied; this first input
can be at any port. vPs denotes the situation in which M has reached state s and
P is the set of ports that can receive the next input if testing is controllable.
Example 1. Consider the fragment of an FSM M with port set P = {1, 2, 3} de-
picted in Figure 3 (a). Figure 3 (b) shows G(M). For each of the transitions that
reaches a state ofM , a new vertex is included in G(M). For example, the state s2
is reached by transitions (s1, s2, x2/(y1,−, y3)) and (s0, s2, x3/(−,−, y3)). Thus,
two vertexes, V
{1,2,3}
s2 and V
{3}
s2 , respectively, are generated. The superscripts of
each vertex contains the ports that are involved in the corresponding transition.
The graph only contains those transitions whose input corresponds to a port
included in the set associated with one of the vertices related to the outgoing
state. For example, the transition (s1, s2, x2/(y1,−, y3)) cannot be included in
the graph because the port 2, in which the action x2 must be applied, does not
belong to the set of ports of the only vertex associated to state s1, that is, V
{1,3}
s2 .
Intuitively, a tester placed at port 2 cannot know when to apply the input x2
because no action in the previous transition has been produced at this port. In
this case we would have a controllability problem. Finally, we do not include
V
{1,2,3}
s2 because it is not reachable from V
{1,2,3}
s0 .
The following relates paths of G(M) and controllable traces of M [12].
Proposition 1. For each path ρ of M that starts at the initial state of M and
has a controllable label, there is a path ρ′ in G(M) that starts at vPs0 and has the
same label. In addition, for each path ρ′ of G(M) that starts at vPs0 , there is a
path ρ of M that starts at the initial state of M and has the same label.
3 Extending the graph G(M)
We have seen that an FSM might have states that cannot be reached using
controllable input sequences; there might be a state s such that no vertex of
s0
s1 s2
x1/(y1,−, y3) x3/(−,−, y3)
x2/(y1,−, y3)
(a) M
V
{1,2,3}
s0
V
{1,3}
s1
V
{3}
s2
x3/(−,−, y3)
x1/(y1,−, y3)
(b) G(M)
Fig. 3: Generation of G(M)
the form vPs is reachable in G(M). In this section we explain how G(M) can be
extended through including parts of a test that are not controllable but where
the lack of controllability is not problematic. First we introduce test sections.
Definition 8. Let P be a set of m ports. Given m sequences of inputs such that
for all 1 ≤ p ≤ m we have that x¯p ∈ X∗p , we say that the tuple x = (x¯1, . . . , x¯m)
is a test section. Given a test section x = (x¯1, . . . , x¯m), we denote by INT (x)
the set of interleavings of the sequences x¯1, . . . , x¯m. Formally, for all x¯ ∈ X
∗
we have that x¯ ∈ INT (x) if and only if for all p ∈ P we have πp(x¯) = x¯p.
We will use a double overline to denote a test section. In using a test section x,
each tester simply applies its input sequence. Note that we allow empty sequences
of inputs for some of the ports. We now consider conditions under which edges
corresponding to test sections can be added to G(M).
It is straightforward to determine which vertices of G(M) can have edges
labelled with a particular test section leaving them: in order to be able to apply
(x¯1, . . . , x¯m) in a vertex v
P
s we require that for every p ∈ P we have that if the
tester at p is to apply input (x¯p 6= ǫ) then p ∈ P .
Definition 9. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P and x =
(x¯1, . . . , x¯m) be a test section. Let G(M) = (V,E).
Given vPs ∈ V , we say that x can be applied from v
P
s if for all p ∈ P we
have that x¯p 6= ǫ implies that p ∈ P. Given states s, s′ ∈ S, we say that x is
convergent from s to s′ if for all x¯ ∈ INT (x) we have that s′ = δ(s, x¯). We also
say that x takes M from s to s′. Further, we say that x is convergent from s if
there exists a state s′ such that x is convergent from s to s′.
Convergence requires that all interleavings of the input sequences take M
from state s to s′; we do not have to control which interleaving occurs. Having
reached s′, we might continue testing in a controllable manner.
Proposition 2. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P , x = (x¯1,
. . . , x¯m) be a test section and s, s
′ ∈ S. If M is in state s, x takes M from s
to s′, and from s the local tester at port p applies x¯p (for all p ∈ P ) then M is
guaranteed to be in state s′ after all inputs from x have been received.
If x takes M from s to s′ then there is potential to add a new edge to G(M)
that represents this fact. However, we then need to determine which vertex vP
′
s′
should be reached and so the set P ′ of ports at which the next input (after the
test section) can be applied. This set of ports should be the ports whose tester
can determine when all of the inputs from (x¯1, . . . , x¯m) have been received. The
following gives a condition under which the tester at port p can determine this.
Definition 10. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P , x be a
test section, s ∈ S be a state of M and p ∈ P be a port. We say that port p ∈ P
is termination aware when x is applied from state s if for all x¯ ∈ INT (x) and
x¯′ ∈ pre(INT (x)) \ INT (x) we have πp(λ(s, x¯)) 6= πp(λ(s, x¯′)).
Once all inputs from x have been received the tester at p observes a local
trace of the form πp(λ(s, x¯)) for some x¯ ∈ INT (x); the above condition ensures
that this observation cannot have been made if one or more inputs from x have
not been received. The following is clear from the previous definition.
Proposition 3. Given FSM M = (S, s0, X, Y, δ, λ) with port set P and p ∈ P ,
let us suppose that p is termination aware when (x¯1, . . . , x¯m) is applied from
state s ∈ S. If (x¯1, . . . , x¯m) is applied from s then the tester at port p knows
when all inputs from each x¯q have been received.
We can now combine the notions of convergence and termination to obtain
a weaker type of controllability.
Definition 11. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P , s, s
′ ∈ S
be states, x be a test section, and P ,P ′ ⊆ P be sets of ports. Let us suppose that
x takes M from s to s′, P is the set of ports that are termination aware when x
is applied from state s, and P ′ is the following set of ports
P ∪ {p ∈ P |∀x¯, x¯′ ∈ INT (x) : πp(λ(s, x¯)) = πp(λ(s, x¯
′))}
Then we say that (s, x, s′,P ,P ′) is a semi-controllable tuple of M . We let
Reach(M) be the set of semi-controllable tuples of M .
If (s, x, s′,P ,P ′) is a semi-controllable tuple then x = (x¯1, . . . , x¯m) is a test
section with the property that if x is applied from state s (and for all p such
that x¯p 6= ǫ, the tester at p knows that the state is s) then it takes M to s′
and the testers in P are termination aware. In this definition, a port p is in P ′ if
either p is termination aware or there is fixed output at p when the test section is
applied. Essentially, p ∈ P ′ captures two scenarios that ensure that if the tester
at p observes an output from a transition that is after x then this tester can
know that the output did not result from the application of the test section. We
will see that this condition is important if we later wish to apply inputs at p.
Reach(M) may be infinite and so an algorithm should not include a step
that generates this set. Instead, in this section we assume that there is some
fixed R ⊆ Reach(M); this will be a parameter of the algorithms introduced.
In the next section we consider the case where we place a bound k on the size
of the test sections used and so it is possible to generate the corresponding set
Reach(M,k).
If (s, x, s′,P ,P ′) is a semi-controllable tuple, p ∈ P and x is applied from
state s then the tester at p can apply an input after x and know that this will
be received in state s′. This potentially allows an input xp ∈ XP to be applied
in a state s′ even if G(M) does not have a reachable vertex of the form vP
′′
s′ with
p ∈ P ′′. In such cases, it is possible to execute additional transitions of M in
testing and to know that this has been achieved despite this not being possible
in controllable testing.
We will add vertices and edges based on R ⊆ Reach(M); if vPs is a current
vertex and (s, x, s′,P ,P ′) ∈ R then there is the potential to add a new vertex
and edge if x can be applied from vPs (Definition 9). Before providing an algo-
rithm, for extending G(M), we will describe two additional factors that should
be considered.
Example 2. Consider again the part of an FSM shown in Figure 2. We know
that (ǫ, x2, x3) is a test section that takes this FSM from s1 to s4 and also that
the testers at ports 2 and 3 are termination aware. Let us suppose that we follow
this test section by input x2 at port 2 and the corresponding transition t takes
the FSM to a state s5 and produces output (y1, y2,−). Then ports(t) = {1, 2}
and so normally one would expect to be able to apply input at either port 1
or port 2 after t. However, at this point there are two possible observations at
port 1: either y1y1y1 or y1y1y1y1, depending on which path from s1 to s4 was
followed. In addition, one of these (y1y1y1) is an observation that might have
been made in state s4. Thus, the tester at port 1 need not be able to determine
when s5 has been reached if t follows the test section from s1 to s4.
Let us suppose that (s, x, s′,P ,P ′) ∈ Reach(M) is used to reach s′. The
example above shows that the restriction, on ports where one can apply inputs,
may still be required after we apply an additional input x at p ∈ P : even if
the tester at p′ observes output in response to x, the tester need not be able to
know that the output was in response to x. This is because there may have been
several possible observations at p′ in response to a test section previously used.
Naturally, there is no problem if the test section led to a fixed output sequence
at port p; this is why we use P ′ in addition to P in tuples in Reach(M) (see
Definition 11). Thus, if we use (s, x, s′,P ,P ′) then we impose the restriction that
(in the current test sequence) no future input is applied at a port outside of P ′.
We will achieve this by adding a second set of ports to the label of a vertex.
A vertex with label vP1,P2 will denote the situation in which (in controllable
testing) input can be applied next at any port in P1 and in the current test
sequence we require that no further input is applied at ports outside of P2. The
graphs we construct will have that if vP1,P2 is a vertex then P1 ⊆ P2. Similar to
before, we will say that (x¯1, . . . , x¯m) can be applied from v
P1,P2
s if for all p ∈ P
we have that x¯p 6= ǫ implies that p ∈ P1.
The second factor is that the addition of a new vertex vP1,P2s is only useful if
this provides potential for test execution that is not provided by current vertices;
if it is not subsumed by the current vertices.
Algorithm 1 Update(G,R): Updating graph G
Input G = (V,E) and R ⊆ Reach(M)
V ′ = V
while V ′ 6= ∅ do
Choose some vP1,P2s ∈ V
′
V ′ = V ′ \ {vP1,P2s }
for all r = (s, (x¯1, . . . , x¯m), s
′,P ,P ′) ∈ R do
P ′1 = P ∩ P2
P ′2 = P
′ ∩ P2
if ∀1 ≤ p ≤ m : (x¯p 6= ǫ⇒ p ∈ P1) and v
P′
1
,P′
2
s′
is not subsumed by V then
V = V ∪ {v
P′
1
,P′
2
s′
}
V ′ = V ′ ∪ {v
P′
1
,P′
2
s′
}
E = E ∪ {(vP1,P2s , (x¯1, . . . , x¯m), v
P′
1
,P′
2
s′
)}
end if
end for
end while
Output (V,E)
Definition 12. Let M = (S, s0, X, Y, δ, λ) be an FSM with port set P and let
us consider a graph G = (V,E). Given a state s ∈ S and sets P1,P2 ⊆ P , we
say that a vertex vP1,P2s is subsumed by the set V of vertices if for all p ∈ P1
there exist P ′1,P
′
2 such that v
P′
1
,P′
2
s ∈ V and p ∈ P ′1.
This definition ignores P2; we do this in order to limit the size of the extended
graph we form (we avoid a, potentially exponential, subset construction). The
factors discussed above lead to the Update function in Algorithm 1 that extends
the current graph G, whose vertices are of the form vP1,P2s , on the basis of a set
R ⊆ Reach(M). Having used Algorithm 1, there may now be potential to add
new edges and further vertices that correspond to controllable testing from the
vertices added. This process is outlined in Algorithm 2.
The overall algorithm starts with the traditional graph G(M) as defined in
Definition 7 and repeatedly applies the Update and Complete functions until a
fixed point is found. This process is outlined in Algorithm 3 in which G′(M) is
the graph G in which a vertex of the form vPs is renamed v
P,P
s .
Example 3. Consider the (part of an) FSM M in Figure 2. G(M) is showed in
Figure 4 (non-dotted vertices and lines). Next we explain how Algorithm 3 works.
Consider test section (ǫ, x2, x3) and R = {(s1, (ǫ, x2, x3), s4, {2, 3}, {2, 3})}. Note
that ports 2 and 3 are termination aware, because the conditions included in
Definition 10 are satisfied.
The application of the update function to G(M) and R creates a new vertex
V
{2,3},{2,3}
s4 and a new edge (V
{1,2,3}{1,2,3}
s1 , (−, x2, x3), V
{2,3},{2,3}
s4 ) in the graph
(see the dotted edge and vertex).
Next we consider the complexity of constructing the final graph, assuming
that R is given. A vertex vP1,P2s is added if it is not subsumed by the current
Algorithm 2 Complete(G,M): Completing graph G
Input G = (V,E) and FSM M
V ′ = V
while V ′ 6= ∅ do
Choose some vP1,P2s ∈ V
′
V ′ = V ′ \ {vP1,P2s }
for all p ∈ P1 and x ∈ Xp do
s′ = δ(s, x) and y = λ(s, x)
P ′ = ports(x/y), P ′1 = P
′ ∩ P2
if v
P′
1
,P2
s′
is not subsumed by a vertex in V then
V = V ∪ {v
P′
1
,P2
s′
}
V ′ = V ′ ∪ {v
P′
1
,P2
s′
}
E = E ∪ {(vP1,P2s , x, v
P′
1
,P2
s′
)}
end if
end for
end while
Output (V,E)
Algorithm 3 Generating the graph G
Input FSM M , G(M) = (V, E) and R ⊆ Reach(M)
V ′ = {vP,Ps |v
P
s ∈ V }
E′ = {(vP,Ps , a, v
P′,P′
s′
)|(vPs , a, v
P′
s′
) ∈ E}
G′ = (V ′, E′)
repeat
G = G′
G′ = Complete(Update(G,R),M)
until G = G′
Output G
vertices and this is the case if and only if there exists p ∈ P ′ such that no current
vertex v
P′
1
,P′
2
s has p ∈ P ′1. If v
P1,P2
s is added then this increases the number of
ports p such that there is a vertex v
P′
1
,P′
2
s with p ∈ P ′1. As a result, given state s,
Algorithm 3 can add at most m vertices of the form vP1,P2s . Therefore, if R has
already been produced then Algorithm 3 is a polynomial time algorithm. In the
next section we explore the case where there are bounds on test section size and
the complexity of the problem of generating Reach(M) in this situation.
4 Bounding convergent test sections
In the previous section we showed howG(M) can be extended using test sections.
In principle such test sections might be arbitrarily long but we will want to use
relatively short test sections if we want testing to be efficient. Thus, in practice
one might want to place upper bounds on the lengths of test sections used. The
V
{1,2,3},{1,2,3}
s0
V
{1,2,3},{1,2,3}
s1
V
{2,3},{2,3}
s4
V
{1,2},{1,2}
s2
V
{3},{3}
s3
x3/(−,−, y3)x2/(y1, y2,−)
x1/(y1, y2, y3) (ǫ, x2, x3)
Fig. 4: Extension of G(M)
following two results provide additional motivation; they show that even the
process of checking whether a test section is convergent is coNP-complete.
Theorem 1. Let M = (S, s0, X, Y, δ, λ) be an FSM, s, s
′ ∈ S be states of M ,
and x be a test section. The problem of deciding whether x is convergent from s
to s′ is coNP-complete.
Proof. We start by proving that the problem is in coNP. A non-deterministic
Turing machine might guess an interleaving x¯ ∈ INT (x) and check whether x¯
takesM from s to s′. Since this process takes polynomial time, a non-deterministic
Turing machine can decide in polynomial time whether there is an interleaving
of x take M from s to a state other than s′. Thus, the problem of deciding
whether all interleavings of x take M from s to s′ is in coNP.
We now prove that the problem is coNP-hard by relating it to the negation
of the (NP-complete) Hamiltonian Path Problem (HPP). Let us suppose that we
are given a directed graphG and we wish to solve the HPP, which is to determine
whether there is a path that includes all vertices exactly once. Let v1, . . . , vn be
the vertices of G. We will construct an FSM M with inputs x1, . . . , xn (each xi
at a separate port i) and states s0, s1, . . . , sn, se as follows.
1. From the initial state s0 input xi takes M to si.
2. In state si 6= se, input xj has the following effect:
(a) If G contains an edge from vi to vj then we include a transition to sj .
(b) Otherwise there is a transition to the “error state” se.
(c) In state se, all inputs lead to no change of state.
(d) The outputs of the transitions can be chosen arbitrarily.
Now consider the test section (x1, . . . , xn) and its possible interleavings. The
key observation is that an interleaving x¯ = xi1 . . . xin of (x1, . . . , xn) takes M
from s0 to a state other than se if and only if vi1 . . . vin is a path of G and such
a path of G must be a Hamiltonian path of G. Thus, G has a Hamiltonian path
if and only if (x1, . . . , xn) is not convergent from s0 to se for M . Since the HPP
is NP-hard, this means that it is NP-hard to check that a test section is not
convergent. The result therefore follows.
Theorem 2. Let M = (S, s0, X, Y, δ, λ) be an FSM, s ∈ S be a state of M , and
x be a test section. The problem of deciding whether x is convergent from s is
coNP-complete.
Proof. The problem being in coNP follows from Theorem 1 and there being
polynomially many states. The proof that the problem is coNP-hard follows in
the same way as the proof of Theorem 1 since in the constructed FSM we have
that the test section (x1, . . . , xn) is convergent if and only if it converges to se
(if the final state is not se, for interleaving xi1 . . . xin , then it is sin).
Since we want to have efficient algorithms, we now explore the case where
we place an upper bound on the size of test sections considered.
Definition 13. Let M = (S, s0, X, Y, δ, λ) be an FSM, s, s
′ ∈ S be states of M ,
k ≥ 0, and x = (x¯1, . . . , x¯m) be a test section. x is k-convergent from s to s′ if x
is convergent from s to s′ and
∑m
p=1 |x¯p| ≤ k. Further, x is k-convergent from
s if there exists a state s′ such that x is k-convergent from s to s′.
Let M = (S, s0, X, Y, δ, λ) be an FSM and k ≥ 0. We define Reach(M,k) as
the following subset of Reach(M){
(s, (x¯1, . . . , x¯m), s
′,P ,P ′) ∈ Reach(M)
∣∣∣∣∣
m∑
p=1
|x¯p| ≤ k
}
Importantly, if we place an upper bound on k, or we fix k, then the number
of interleavings defined by a test section is also bounded. As a result, the process
of checking which states are reached using interleavings of a test section takes
polynomial time. We therefore obtain the following results.
Theorem 3. Let M = (S, s0, X, Y, δ, λ) be an FSM, s ∈ S be a state, k ≥ 0,
and x be a test section. If k is bounded then
1. Given state s′ ∈ S, the problem of deciding whether x is k-convergent from
s to s′ can be decided in polynomial time.
2. The problem of deciding whether x is k-convergent from s can be decided in
polynomial time.
The next result follows from the fact that for bounded k the number of
possible test sections, and the number of interleavings of each one, are bounded
by polynomials.
Theorem 4. Let M = (S, s0, X, Y, δ, λ) be an FSM and k ≥ 0. If k is bounded
then the problem of generating Reach(M,k) has polynomial time complexity.
This shows that if we bound (or fix) k then we can compute Reach(M,k)
in polynomial time and so Algorithm 3 takes polynomial time. On the contrary,
from Theorem 1, we have that this result does not hold if we do not bound k
(unless P = NP ). This suggests that Algorithm 3 can be applied with the entire
set Reach(M,k) if one wishes to restrict attention to a relatively small value of
k but otherwise one might use heuristics to generate some R ⊆ Reach(M).
5 Conclusions
This paper concerned testing in the distributed test architecture, where a local
tester only observes events at its port, the testers do not synchronise, and there
is no global clock. Almost all test generation algorithms, for testing from an
FSM in the distributed test architecture, return controllable test sequences but
this can be restrictive. For example, an FSM specification M may have states
that cannot be reached in controllable testing. We introduced the notion of a
test section, which contains a fixed input sequence for each port. We showed how
test sections can be used to weaken the classical notion of controllability: rather
than require that the path of the FSM specification M traversed is uniquely
determined, we instead require that there is only one state of M that can be
reached by a test section (the test section is convergent). Thus, the notion of a
test section being convergent is similar to partial order reduction. We showed
how, given a set R of convergent test sections, one can derive a directed graph
G that describes what can be achieved using these test sections. In general, one
cannot expect to generate all convergent test sections, since this set might be
infinite. However, we found that if one bounds the size of the test sections then
one can generate the complete set (that satisfies this upper bound) in polynomial
time. As a result, one can also generate the graph G in polynomial time.
There are several possible lines of future work. First, it would be interesting
to explore alternative conditions under which one can efficiently generate the
set Reach(M). There is also the potential for the approach to be generalised to
allow test sections whose components are adaptive (the next input depends on
the observed output) and also to non-deterministic FSMs. One might also explore
notions of coverage. Finally, one might implement the proposed technique in a
tool and then carry out industrial case studies.
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